Polycrystalline silicon (poly-Si) films were prepared directly at a low temperature (<200 C) by using catalytic chemical vapor deposition (Cat-CVD) technique without subsequent crystallization steps. Top-gate coplanar type thin-film transistors were fabricated using the as-deposited poly-Si films. We obtained a high mobility of $40 cm 2 /(V s) and a subthreshold slope of 0.54 V/decade. Instability in threshold voltage with the drain bias could be suppressed by improving the homogeneity in the gate insulator.
Polycrystalline silicon (poly-Si) is one of the most popular materials for thin film transistor (TFT) arrays in the active matrix flat panel displays (AMFPDs) as well as for solar cells and thin film sensors. [1] [2] [3] [4] Currently, the poly-Si films for flat panel display manufacturing are fabricated on glass substrates by the two-stage process of amorphous film deposition followed by laser annealing. 5, 6) Since the laser annealing is a tedious step, a lot of research efforts have been devoted to form crystalline phase in a single step at a low temperature using various chemical vapor deposition (CVD) techniques. 2, 7, 8) Also, as display and sensor arrays on flexible substrates emerge as novel applications recently, thin film deposition temperatures are mandated to be lowered below the glass transition point of plastic substrates. Catalytic CVD (Cat-CVD) has attracted a great deal of attention for fabricating thin films of semiconductors and insulators, having advantages of a very high deposition rate and capability of electronic-quality films. 9) However, due to the thermal radiation from the high temperature filament, the process temperature is usually too high for plastic substrates. 10, 11) In this paper, we attempted to deposit poly-Si films directly on the substrate that was held initially at room temperature (RT) using the Cat-CVD technique, dispensing with post-crystallization steps. Using the direct poly-Si film as a channel layer, we fabricated top-gate coplanar type TFTs to characterize the as-deposited films. The microstructure of the poly-Si film and the gate insulator that were deposited directly at the low temperature and their influence on the TFT performance were investigated.
Initially, the substrate was placed in the Cat-CVD system at RT. A parallel array of six pieces of tungsten wire 10 mm apart was used as the catalyst. Each filament was 50 mm in length and 0.4 mm in diameter. A mixture of silane (SiH 4 ) and hydrogen (H 2 ) was introduced through the array of catalyst to deposit poly-Si films. The following deposition parameters were chosen: filament temperature of 2200 C, chamber pressure of 20 mTorr, hydrogen content in the source gas of 90% (1 sccm of SiH 4 + 9 sccm of H 2 ), distance of 50 mm from the filament to the substrate. To verify the compatibility of the process with plastic substrates, polySi test films were grown on polyethersulfone (PES) sheets that have a glass transition temperature (T g ) of 200
C, as well as on Eagle 2000 Ò glass and on silicon wafer. N-channel top-gate TFTs were fabricated on glass substrates coated with a 200-nm-thick SiO 2 buffer layer, so that we can process them in the existing photolithography apparatus. Figure 1 shows the cross-sectional diagram of the TFT used in this experiment. Both the width (W) and length (L) of the channel were designed to be 20 mm. A 100-nm-thick poly-Si layer was grown by Cat-CVD using the deposition parameters that resulted in the highest crystallinity on plastic substrates. A SiO 2 layer was deposited as a gate dielectric using inductively coupled plasma CVD (ICP-CVD) at 170 C, and an Al-Nd gate electrode was deposited by using an E-beam evaporator. The gate electrode and the dielectric layers were patterned by wet etching, and the source-drain region was defined by ion-implantation. All process temperatures were kept below 200 C so as to apply to the plastic substrate in the future.
The substrate in the Cat-CVD chamber was held initially at RT and was cooled by circulating water underneath the substrate holder, but the temperature of the substrate increased with time due to thermal radiation from the high temperature filament. Although the films were grown at a low temperature, and the source gas was highly diluted in hydrogen, a deposition rate as high as 30 Å /s was obtained. Figure 2(a) shows the relationship between the sourcedrain current (I DS ) and the gate voltage (V G ) of the n-type top-gate TFT with the as-deposited poly-Si film as a channel layer. At the drain voltage (V DS ) of 0.1 V, the field-effect mobility and the sub-threshold slope were calculated to be 40 cm 2 /(V s) and 0.54 V/decade, respectively. However, as indicated in Fig. 2(b) , a large shift of the threshold voltage (V th ) and an increase of the off-current (I off ) were observed as the V DS increased.
We can think of two possible reasons that are responsible for the observed V th shift and the off-current increase. One is the metastable defect state creation in the channel layer at or near the channel/gate dielectric interface, and the other is trapped charges in the gate dielectric layer.
12) Cheng and Wagner reported a non-ideal turn-on and the off-current shift in nanocrystalline silicon TFTs and attributed them to charge trapping in the gate SiO 2 .
13) The high source-drain voltage may generate electron-hole pairs by impact ionization near the drain region, and some of these electrons are attracted to the positively biased gate via the oxide. A fraction of the electrons may be trapped in the oxide and cause a positive shift in the threshold voltage as V DS increases. The crosssectional transmission electron microscope (TEM) image in Fig. 3 shows that the ICP-CVD SiO 2 layer has grown in a columnar structure following the surface morphology of the poly-Si layer. This result suggests that the column boundary region in the SiO 2 layer may act both as a charge trapping site and as a leakage path.
We examined this observation further by fabricating a control TFT in which the gate insulator was grown by a conventional process to produce a homogeneous and planarized structure. In this control TFT, the SiO 2 gate dielectric layer was deposited using the plasma-enhanced CVD (PECVD) at an elevated temperature (360 C), instead of the ICP-CVD at 170 C. Figure 4 shows the I DS -V G characteristics and the cross-sectional TEM image of the control TFT. As we can see in Fig. 4(a) , the positive V th shift with increasing V DS was reduced noticeably, and this result supported that the excessive charge trap density in the SiO 2 was the main reason that the direct poly-Si TFT showed a non-ideal turn-on. As the TEM image in Fig. 4(b) revealed, although the poly-Si morphology was the same as before, the SiO 2 layer showed no sign of columnar growth, and a very uniform and homogeneous microstructure was obtained.
Even though the extensive V th shift could be reduced by eliminating the charge traps in the oxide layer, the V th values were still very high. We examined the effect of the surface morphology of the channel layer by comparing the direct poly-Si TFT with the excimer-laser-annealed (ELA) poly-Si TFT in which the channel layer was prepared by laser-assisted recrystallization of the Cat-CVD amorphous silicon film. The fabrication process of the ELA poly-Si TFT was described elsewhere. 6) In this case, the gate dielectric layer was deposited by ICP-CVD at 170 C. The ELA poly-Si TFT showed a V th of 2 V which is much lower than that of the direct poly-Si TFT. A cross sectional TEM image of the ELA poly-Si TFT is shown in Fig. 5 . We can see large grains at the interface between the ELA poly-Si and the ICP-CVD SiO 2 , which produce more close-packed and rounded surface morphology than the needle-like grains of direct deposited poly-Si. Uniform and homogeneous growth of the SiO 2 layer can also be seen. For the n-type top-gate TFT, with a turn-on bias on the gate, the channel is formed near the surface of the polySi layer. Therefore, in order to improve the performance of the low temperature direct poly-Si TFTs, it is very important to obtain packed grains on the poly-Si surface not only to minimize the grain boundary scattering of the charge carriers, but also to grow a uniform and homogeneous gate dielectric layer. 3, 6) In summary, poly-Si films were grown at a temperature that is low enough to use PES as a substrate by using the Cat-CVD technique. The substrate was held initially at RT, and the temperature rise during the deposition process was successfully controlled not to exceed 200 C. Top-gate TFTs were fabricated on glass substrates by using the lowtemperature direct poly-Si and ICP-CVD SiO 2 films. We obtained a mobility of $40 cm 2 /(V s) and a subthreshold slope of 0.54 V/decade at the drain bias of 0.1 V, but a positive shift of the V th with the drain voltage was observed. Columnar growth of the SiO 2 gate dielectric at the low temperature was found to be responsible for the V th instability. The direct poly-Si by the Cat-CVD technique has advantages of low-temperature capability, a high deposition rate, and a simplified process step. Formation of large and packed grains on the poly-Si surface may help improve the transfer characteristic of the TFTs using this film. 
